CLAIMS

1. (currently amended) A method for detecting biphase encoded data comprising:

receiving a biphase encoded signal, the biphase encoded signal characterized as including unit bit cells each having a logic value encoded as a mid-symbol signal transition between a first half-symbol signal component and a second half-symbol signal component;

integrating the first half-symbol signal component of the [[a]] unit bit cell over a half-symbol period to produce a first half-signal component value and integrating the second half-symbol signal component of a unit bit cell over a half-symbol period to produce a second half-signal component value; and

generating a difference signal corresponding to the difference between the integrated values of the first and second half-symbol components, such that the difference signal may be utilized to determine the logic value of the unit bit cell.

- 2. (original) The method of claim 1, further comprising detecting the logic value of the received unit bit cell by comparing the difference signal with a validity threshold value.
- 3. (original) The method of claim 1, wherein the received biphase encoded signal is a Manchester encoded signal.
- 4. (original) The method of claim 1, wherein said biphase encoded signal is modulated as amplitude shift keyed, frequency shift keyed, or phase shift keyed.
- 5. (previously presented) The method of claim 1, wherein said step of generating a difference signal comprises subtracting the integrated first half-symbol signal component value from the integrated second half-symbol signal component value.
- 6. (previously presented) The method of claim 1, wherein said step of generating a difference signal comprises subtracting the integrated second half-symbol signal component value from the integrated first half-symbol signal component value.

Ser. No. 10/654,321

- 7. (previously presented) The method of claim 1, further comprising the step of demodulating the first and second half-symbol signal components of the unit bit cell over sequential half symbol clock periods.
- 8. (previously presented) The method of claim 1, further comprising the step of correlating the first and second half-symbol signal components of the unit bit cell.
- 9. (original) The method of claim 8, wherein said correlating step comprises separating the first and second half-symbol signal components of the unit bit cell.
- 10. (canceled)
- 11. (currently amended) A biphase code receiver that receives a biphase encoded signal, wherein the biphase encoded signal is characterized as including unit bit cells each having a logic value encoded as a mid-symbol transition between a first half-symbol signal component and a second half-symbol signal component;

the receiver comprising:

first and second integrator and dump devices, the first integrator and dump device integrating the first half-symbol component of the [[a]] unit bit cell over a half-symbol period to produce a first half-signal component value and the second integrator and dump device integrating the second half-symbol component of the [[a]] unit bit cell over a half-symbol period to produce a second [[dhaf]] half-symbol component value; and

- a half-symbol differentiator that generates a difference signal corresponding to the difference between the integrated values of the first and second half-symbol components, such that the difference signal may be utilized to determine the logic value of the unit bit cell.
- 12. (previously presented) The receiver of claim 11, further comprising an output detector that compares the difference signal with a validity threshold value to determine the logic value of the received unit bit cell.
- 13. (previously presented) The receiver of claim 11, wherein said half-symbol differentiator comprises a subtractor.

Ser. No. 10/654,321

- 14. (previously presented) The receiver of claim 11, further comprising means for correlating the first and second half-symbol components over sequential half-symbol clock periods.
- 15. (canceled)
- 16. (currently amended) The receiver of claim <u>14</u> [[15]], wherein said correlation means further comprises:

means for separating and passing the first half-symbol component and the second half-symbol component.

17. (previously presented) The receiver of claim 16, wherein said means for separating and passing comprise correlation multipliers.